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Reverse Blank widths, yet capable of meeting the large dynamic range requirements. This document describes a scheme -hat can be used over a dynamic range in excess cf 120 dB that requires only 9 bits per channel. Normally a system that operates over a 120 dB dynamic range would need 20 bits per channel. The reduction from 20 to 9 bits per channel is a savings of over 2 to I in bandwidth reduction. Thus, this system is beneficial in that it meets the large dynamic range requirements, yet reduces the telemetry bandwidth requirements.
There are many applications in which this scheme could be incorporated, I the signal in order to maintain the signal within an amplitude window, as described below. The analog-to-digital converter (ADC) (8) outputs 11 bits plus sign to a code converter that also has an input from the gain control (7) unit. These two inputs are converted into an 8-bit plus sign code by the code converter (9).
CIRCUIT DESCRIPTION (ANALOG PART)
The signal output of the signal conditioner is fed to the input of the digitally switched gain amplifier (see (2) in figure 2-1). The gain of the amplifier is made to decrease in discrete steps as the input voltage to it increases, as follows. * For low-level input signals, the amplifier is switched to its maximum gain of 48 dB. The output of the amplifier is fed to the AC/DC converter (see (3) in figure 2-1) whose output is fed into the low-pass filter (4).
The low-pass filter time constant is an order of magnitude greater than the period of the lowest frequency of interest, so that the filter output is a DC signal proportional to the mean value of the signal at the amplifier output.
The low-pass filter DC output is fed to the upper threshold detector input signal is slowly increasing in amplitude from 0, the amplifier gain will remain at 48 dB until the DC voltage out of the low-pass filter reaches the upper threshold value. At this point, the upper threshold detector (5) sends a signal to the gain control logic (7) commanding a decrease in gain toJ 30 dB. The amplifier output level and the DC voltage out of the low-pass filter will drop by 18 dB.
The lower threshold level is set 30 dB below the upper threshold level, so the lower threshold is not exceeded when the gain drops 18 dB. As this input signal continues to increase, the upper threshold is again reached and a decrease in gain to 12 dB is commanded. Further increase in the input signal level causes a gain decrease to 0 dB, which is the minimum gain of the amplifier. As the input signal level decreases from its maximum level, the amplifier gain will be increased as described above, only in this case it will involve the lower threshold detector (6). 
CIRCUIT DESCRIPTION (DIGITAL PART)
The digital portion of this unit includes the 11-bit plus sign ADC and the code converter. In effect, the combination of the gain control and the ADC can be viewed as an equivalent 19-bit plus sign ADC. This equivalent 20-bit ADC is described further in this section. Figure 2-3 indicates the way this 19-bit plus sign ADC is synthesized from the 11-bit plus sign ADC and the two gain control bits. When the gain is maximum (indicated by a code of 11), the 11-bit output is in the least significant bits of the 20-bit synthesized ADC (0 through 10). As the analog signal increases and the gain drops to 10, the 11-bit ADC output is in effect moved within the 20-bit synthesized ADC. This relative motion of the 11-bit output is continued as the gain is changed, as indicated in figure 2-3.
2-3
fA L r w TD 6317
C;
a0 0 In conventional notation, a decimal number can be represented as a binary number using a decimal-to-binary conversion 
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In table 2-2, a 4-bit exponent and a 4-bit mantissa represent a 19-bit binary number. The method of converting a binary number to exponent-mantissa notation is as follows:
1.
Start at the extreme left bit, Bit 18.
2.
Is this bit a "I"?
A. If yes, go to Line 3.
B. If no, move to the next bit on the right, and go back to Line 2.
3.
Compute exponent:
If expression is negative, Exponent -0.
4.
Create mantissa by using the next four bits exactly as they appear in the binary number.
Ii
The above sequence will represent without error all the binary numbers appearing in Zone I of table 2-2. Each exponent-mantissa pair uniquely denotes one binary number.
Upon inspection of the exponent-mantissa pairs in Zone 2, we see that redundant mantissas can be found for different binary numbers. Two binary numbers are represented by the same exponent-mantissa pair. In Zone 3, four binary numbers are represented by the same exponent-mantissa pair. The situation worsens in subsequent zones. When attempting to use an exponentmantissa pair to recover the original binary number, the occurrence of redundant mantissas implies that there is more than one binary number possible. This is called conversion error.
The conversion error can be computed using an exponent-mantissa pair.
As shown below, the same exponent-mantissa pair represents decimal numbers The mantissa and exponent will generate 00000000000010001XX using the above procedure, with the X's denoting the ambiguous bit positions.
By forcing the first ambiguous bit to one and the remaining bit to zero, the resulting number is 0000000000001000110 or 70.
The percentage of error for all the possible original values is computed below:
68:
